## Notice of References Cited Application/Control No. 10/616,021 Examiner Linda Wong Applicant(s)/Patent Under Reexamination LEE ET AL. Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,373,257	12-1994	Shimoda, Kaneyasu	331/8
*	В	US-6,690,243	02-2004	Henrion, Widge S.	331/117R
	С	US-			
	D	US-			
	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	7	US-			
	К	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	α					
	R					
	S					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	Wurzer et al, A 40-Gb/s Integrated Clock and Data Recovery Circuit in a 50-GHz fT Silcon Bipolar Technology, September 1999, IEEE Journal of Solid-State Circuits, Vol. 34, No. 9,1320-1324
*	٧	Savoj et al, "A 10 Gb/s CMOS Clock and Data Recovery Circuit with Frequency Division", Feburary 2001, 2001 IEEE International Solid-State Circuits Conference, pp 78-79, 434
	w	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.